Setting generics/parameters for SynthesisVHDL has the powerful feature of generics, while Verilog uses parameters for the same purpose. Both these techniques allow...